Nios V Processors
Nios® V processors are the next generation of soft processor IPs, designed to bring the power and flexibility of the open-source RISC-V Architecture to FPGA environments. By leveraging the RISC-V instruction set architecture (ISA), the Nios V processors offer scalable solutions that enable a spectrum of applications ranging from simple embedded systems to complex, high-performance applications.
By Altera
nQrux® Crypto Module
Xiphera’s nQrux® Crypto Module IP core provides a comprehensive security platform that allows for customisation of top-notch cryptographic services, suitable for both microcontrollers and SoC systems.
By Xiphera Ltd.
NVMe Controller (Silicon Proven IP for Altera Devices)
The NVMe Controller is a configurable and UNH-certified solution for enterprise and client PCIe SSDs, featuring multi-core and lock-free architecture. It includes NVMe-aware DMA engines, firmware-controlled command handling, and supports AXI and proprietary interfaces. Integrated with Mobiveil’s GPEX or third-party NAND controllers, it achieves optimized latency, throughput, and efficiency.
By Mobiveil Inc.
O-RAN FPGA IP
Altera O-RAN IP delivers a flexible, standards-compliant fronthaul interface for 5G and LTE systems using the 7-2x functional split. Supporting both control and user planes per O-RAN-FH.CUS.0-v03.00, it simplifies DU-RU integration, accelerates development, and ensures interoperability in disaggregated, open RAN architectures.
By Altera
PCI-M32: 32-bit, 33 MHz PCI Master/Target
The PCI-M32 implements a master/target PCI interface compliant with the PCI 2.3 specification. It supports a 32-bit address/data bus and operates up to 33 MHz PCI clock.
By Computer Aided Software Technologies, Inc (dba CAST)
PCI-M32MF 32-bit/33MHz Multi-Function PCI Master/Target
The PCI-M32MF is a PCI 2.3-compliant master/target core supporting a 32-bit address/data bus at up to 33 MHz. It enables 1 to 8 independent PCI functions per chip, each with 64–256 bytes of Configuration Space and up to six Base Address Registers, supporting I/O and Memory decoding from 16 bytes to 4 GB. Backed by over 20 years of CAST PCI IP expertise, the core is designed for easy reuse and integration, and is available as synthesizable RTL or FPGA netlist with comprehensive deliverables.
By Computer Aided Software Technologies, Inc (dba CAST)
PCI-T32: 32-bit/33MHz PCI Target
The PCI-T32 is a 32-bit target PCI interface core compliant with PCI 2.3, operating at up to 33 MHz. It includes 64 bytes of PCI Configuration Space, expandable to 256 bytes, and supports six Base Address Registers for I/O or Memory decoding from 16 bytes to 4 GB. Supported commands include Configuration, Memory, and I/O Reads/Writes, as well as MRM, MRL, and MWI. Built on over 15 years of CAST PCI IP experience, the core is designed for easy reuse and integration. It is available in synthesizable RTL or as an FPGA netlist, with full integration support.
By Computer Aided Software Technologies, Inc (dba CAST)