JPEG-LS-E: Lossless & Near-Lossless JPEG-LS Encoder
The JPEG-LS-E core is a low-power, high-efficient image compression engine compliant with JPEG-LS (ISO/IEC 14495-1). Based on the LOCO-I algorithm, it achieves compression ratios comparable or superior to JPEG2000 in lossless mode, while requiring far less area & memory thanks to its low complexity & line-based processing. Its Near-Lossless mode enables higher compression ratios with visually lossless quality, letting users define the max pixel error. It delivers full JPEG-LS compression efficiency in a compact, easy-to-integrate hardware block. It connects through AMBA® interfaces: AXI4-Stream for image input & compressed output, & a 32-bit APB for control & status. Once configured, it can process unlimited images without host intervention, with optional metadata or timestamps inserted via a dedicated streaming port. The core’s robustness has been proven through extensive verification & silicon validation & is delivered with a full verification environment & bit-accurate SW model.
By Computer Aided Software Technologies, Inc (dba CAST)
LDPC for Flash Controller (Silicon Proven IP for Altera Devices)
Mobiveil’s LDPC Controller offers advanced LDPC error correction with statistical DSP. It addresses the reliability demands of MLC, TLC, and 3D NAND at advanced geometries while significantly extending flash memory life. Optimized for ultra-low power to high-performance SSD applications, it is scalable, patented, and highly customizable.
By Mobiveil Inc.
LIN: LIN Bus Master/Slave Controller
The LIN-CTRL core is a controller that transmits and receives complete LIN frames to perform serial communication according to the LIN Protocol Specification. It can be configured before the synthesis to operate as a master, slave or include both profiles. When configured with both – master and slave, then at run-time, the LIN-CTRL can operate either as a master or as a slave and supports versions 1.3, 2.0, 2.1, and 2.2 of the LIN protocol. The message transfers can be controlled via a microcontroller interface and a LIN transceiver is needed for the connection to the LIN bus. The LIN-CTRL core is a microcode-free design developed for reuse in ASIC and FPGA implementations. The robustly verified core has been production-proven multiple times. The LIN controller core is available in two versions: Standard, and Safety-Enhanced. The Safety-Enhanced versions are certified as ISO-26262 ASIL-D Ready.
By Computer Aided Software Technologies, Inc (dba CAST)
Lossless Compression IP
Gidel’s lossless compression IP targeting FPGA performs real-time compression for Color Filter Array (CFA – e.g., Bayer), Monochrome, and RGB images and videos. The IP enables compression of multi-camera/sensor inputs at pixel clock rates exceeding 1 gigapixel/s while using very small FPGA resources and minimal power consumption. The compression is highly efficient and, in real-case video applications, has achieved a lossless compression ratio of 1:2.3. The Lossless IP can be embedded seamlessly in Gidel's image acquisition systems, including the Gidel frame grabbers and compact edge computers. The compression supports high-end camera streaming, including 10+ GigE Vision, CoaXPress and Camera Link. Gidel's real-time compression IPs are particularly beneficial for high-bandwidth and high-resolution imaging and vision application enabling increased recording time, reduced storage size, and reduced post recording data offload and compression time on host computer.
By Gidel
859x345.png)
Low Latency Ethernet 100G MAC and PHY FPGA IP
Altera offers ultimate flexibility, scalability, and configurability with the Low Latency 100G Ethernet FPGA IP core targeted to network infrastructure and data centers. The Low Latency 100G Ethernet FPGA IP core is compliant with the IEEE 802.3ba-2010 Standard. It includes a media access control (MAC), PHY, physical coding sublayer (PCS), physical medium attachment (PMA), and an optional forward error correction (FEC) block.
By Altera
Low Latency Ethernet 10G MAC FPGA IP
The Low Latency Ethernet 10G MAC FPGA IP core offers low round-trip latency and efficient resource footprint. This IP core offers programmability of various features listed. It can be used in conjunction with the Multi-Rate PHY FPGA IP core to support the range of 10M/100M/1G to 10G data rates.
By Altera
LVDS Tunneling Protocol and Interface IP
LVDS Tunneling Protocol and Interface (LTPI) is a soft IP introduced in the DC-SCM 2.0 specification to facilitate the tunneling of low-speed signals between the host platform module (HPM) and secure control module (SCM) through the low-voltage differential signaling (LVDS) interfaces.
By Altera
MAX® 10 Device Family - DE10-Lite Board
The kit provides the perfect system-level prototyping solution for industrial, automotive, consumer, and many other market applications.
By Terasic Inc.
MAX® 10 Device Family - T-Core
The T-Core presents a robust hardware design platform built around the Intel MAX 10 FPGA. It is well equipped to provide cost effective, single-chip solutions in control plane or data path applications and industry-leading programmable logic for ultimate design flexibility.
By Terasic Inc.