Arria 10 SoC Development Kit Dual FMC: iG-G24D
iWave’s Dual FMC Development Kit for Arria® 10 SoM supports flexible interfacing and rapid prototyping with multiple FMC-based expansions. It is ideal for system validation in industrial, imaging, and high-speed I/O applications.
By iWave Global
Arria 10 SoC Development Kit FMC+: iG-G24D
The FMC+ Development Kit for Arria® 10 SoM enables high-bandwidth prototyping with next-gen mezzanine expansions. It’s ideal for SDR, defense, and advanced imaging solutions requiring higher throughput.
By iWave Global
Arria® 10 SoC SoM: iG-G24M
The iW-RainboW-G24M is a compact, high-performance System on Module based on Arria® 10 SoC/FPGA, supporting device variants up to SX660 and GX1150. Featuring 4GB DDR4 with ECC for HPS, 8GB DDR4 for FPGA, 24 high-speed transceiver channels up to 17.4Gbps, and over 210 user I/Os via dual 240-pin connectors, the module is ideal for compute-intensive applications. With industrial-grade reliability, a 10+ year longevity commitment, and a 75mm x 95mm form factor, it is well-suited for test & measurement, diagnostics & medical imaging, wireless infrastructure equipment, and broadcast & distribution equipment.
By iWave Global
FPGA Board Level Design Services
Serrano Systems designs and delivers high-performance, production-ready hardware platforms built exclusively around Altera FPGAs, including Stratix®, Arria®, and Cyclone® families. Our board-level services cover everything from schematic design and high-speed PCB layout to signal integrity analysis and system bring-up, with support for PCIe, DDRx, Ethernet, and other transceiver-based interfaces. Whether you're developing for embedded, networking, or acceleration applications, we provide reliable, custom Altera FPGA hardware engineered for performance, scalability, and seamless integration.
By Serrano Systems, Inc.
FPGA RTL Design Services
Serrano Systems provides advanced FPGA design services optimized for performance, reliability, and fast deployment across Altera platforms. From RTL design and high-speed interfaces to SoC integration and hardware acceleration, our team delivers end-to-end solutions for complex embedded systems. Whether you're building real-time control, signal processing, or edge AI applications, we turn your requirements into efficient, production-ready hardware.
By Serrano Systems, Inc.
Proc Dev Kit - FPGA programming SDK
Automatically generate Application Support Packages (ASPs) that intelligently map board resources to your application’s needs. This seamless virtual processing instantly recognizes and accesses installed IPs, empowering multiple programs to run simultaneously. Reduce risk, cost, and effort while maximizing system reliability.Designed as a unique market solution, the Proc Dev Kit streamlines and simplifies the FPGA design process by enabling developers, FPGA engineers, and software teams to generate a tailored Application Support Package (ASP). This package seamlessly integrates application-specific FPGA development resources with complementary software drivers, creating a complete and cohesive development environment.
By Gidel
859x345.png)
Proc Vision Suite – development and validating for imaging & vision on FPGA
Gidel’s ProcVision suite provides a market-unique ecosystem for developing high-performance custom imaging and vision systems based on FPGA. The suite enables FPGA-level customization of the Gidel frame grabbers and edge computers. Such customization includes tailoring of the acquisition path, the image processing, system architecture and more. The suite includes FPGA and SW libraries, templates, examples and tools for that accelerate development on FPGA and integration with software. The ProcWizard application that is part of the suite generates tailored board support package that optimizes the FPGA resources to the application needs. The ProcWizard also enables virtualization of the FPGA space such allowing for multiple applications to operate simultaneously on the FPGA. The suite also includes the CertifEye test bench that enables testing and verification of the full design on FPGA.
By Gidel