xQlave® ML-KEM (Kyber) Key Encapsulation Mechanism IP core provides quantum-resistant key exchange, offering a secure solution against the growing threat posed by quantum computing. As a member of xQlave® Post-Quantum Cryptography (PQC) product family, this IP core is designed to meet the security standards set by the U.S. National Institute of Standards and Technology (NIST), ensuring that your systems are equipped to handle the cryptographic challenges of the future. The xQlave® ML-KEM PQC solution combines high performance with minimal resource usage, making it an ideal choice for secure, scalable, and efficient key exchange.
Xiphera Ltd.
Key Features
- Small Resource Requirements: XIP6110B fits into less than 8700 LUTs and additionally uses only a few multipliers/DSP blocks and internal memory block in a typical FPGA implementations.
- Fast Performance: XIP6110B is capable of computing a few thousand key generation, encapsulation, or decapsulation operations in a second in a typical FPGA implementation.
- Secure Architecture: The execution time of XIP6110B is independent of the secret values and, consequently, provides full protection against timing-based side-channel attacks. XIP6110B has been implemented only in digital logic without any software components.
- Easy Integration: The simple 64-bit interface of XIP6110B supports easy integration to various systems.
- Compliance: XIP6110B is compliant with ML-KEM specifications in NIST FIPS PUB 203.
Offering Brief
Offering Brief
| Device Family | Arria® 10 SX SoC FPGA, Cyclone® IV GX FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, MAX® 10 FPGA, Cyclone® V SX SoC FPGA, Arria® V GZ FPGA, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Arria® V SX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series, Cyclone® V GT FPGA, Arria® 10 GT FPGA, Arria® V ST SoC FPGA, Arria® 10 GX FPGA, Stratix® 10 TX FPGA, Cyclone® V SE SoC FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Arria® V GX FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Cyclone® V GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, Cyclone® V ST SoC FPGA, Agilex® 5 FPGAs and SoC FPGAs D-Series, Stratix® 10 GX FPGA, Arria® V GT FPGA, Cyclone® 10 LP FPGA, Agilex® 7 FPGAs and SoC FPGAs F-Series, Cyclone® 10 GX FPGA, Stratix® 10 AX SoC FPGA, Stratix® III FPGA |
|---|---|
| Offering Status | Production |
| Integrated Testbench | Yes |
| Evaluation License | Yes |
| Design Examples Available | Yes |
| Demo | No |
| Compliance | Yes |
| Latest Quartus Version Supported | 25.1.1 |
| Development Language | Encrypted Verilog, Verilog |
Encrypted RTL or source code
Optional netlist
Sample synthesis scripts
Comprehensive simulation test bench, scripts & guide
Instantiation file
Detailed datasheet and integration guide
Ordering Information
XIP6110B
from Direct
Market Segment and Sub-Segments
Access
View Sub-SegmentsAerospace
View Sub-Segments
ASIC Proto
View Sub-SegmentsBroadcast
View Sub-Segments
Consumer
View Sub-Segments
Data Center Cloud (Public, Private, Hybrid)
View Sub-SegmentsDefense
View Sub-SegmentsGovernment
View Sub-Segments
Medical
View Sub-SegmentsMedical
Imaging
Lab/Life Sciences
Non-Imaging Patient Devices
Other Medical
Ultrasound
Video
Image
Test
View Sub-SegmentsTransportation
View Sub-SegmentsTransportation
Automotive (Passenger Vehicles)
Charging Infrastructure
Non-Automotive Transportation
Transportation Infrastructure (non-charging)
Wireless
View Sub-SegmentsWireless
5G/ 6G Radio
AI-RAN
Baseband
DAS/repeater/RIS
NTN/Fixed Wireless
RDU
xhaul Hub