Xiphera’s NIST Curves cores for ECDH/ECDSA provide cutting-edge security solutions designed for robust public-key operations, including encryption, digital signatures, and key exchanges. These cores are optimised for both resource efficiency in FPGA implementations, offering versatile functionality across various cryptographic protocols.
Xiphera Ltd.
Key Features
- Minimal Resource Requirements: XIP41x3Crequire for example 1119 LUTs in AMDSpartan7® and use only 1-2 multipliers/DSP blocks and 1-3 internal memory block in a typical FPGA implementation.
- Secure Architecture: The execution time of XIP41x3C is independent of the secret values and, consequently, provides full protection against timing-based side-channel attacks. Additionally, the pattern of operations during computations is independent of the secrets. XIP41x3C have two interfaces which can be used for separating access to security-critical values.
- Standard Compliance: XIP41x3C are compliant with FIPS 186-5 [2] and SP 800-56A [1]. XIP41x3C can be used as a part of numerous public-key systems and protocols including IKEv2 [4, 6, 3] and TLS 1.3 (RFC 8446) [5].
- Easy Integration: The 16-bit interface of XIP41x3C supports easy integration to various systems.
Offering Brief
Offering Brief
| Device Family | Arria® 10 SX SoC FPGA, Cyclone® III FPGA, Cyclone® IV GX FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, MAX® 10 FPGA, Cyclone® V SX SoC FPGA, Arria® V GZ FPGA, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, MAX® V CPLD, Agilex® 7 FPGAs and SoC FPGAs I-Series, Arria® V SX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series, Cyclone® V GT FPGA, Arria® 10 GT FPGA, Arria® V ST SoC FPGA, Arria® 10 GX FPGA, Stratix® 10 TX FPGA, Cyclone® V SE SoC FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Arria® V GX FPGA, Cyclone® V E FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Cyclone® V GX FPGA, Stratix® V GS FPGA, Stratix® V GX FPGA, Cyclone® V ST SoC FPGA, Agilex® 5 FPGAs and SoC FPGAs D-Series, Stratix® 10 GX FPGA, Arria® V GT FPGA, Cyclone® 10 LP FPGA, Agilex® 7 FPGAs and SoC FPGAs F-Series, Cyclone® 10 GX FPGA, Stratix® 10 AX SoC FPGA, Cyclone® IV E FPGA, Stratix® III FPGA |
|---|---|
| Offering Status | Production |
| Integrated Testbench | Yes |
| Evaluation License | Yes |
| Design Examples Available | Yes |
| Demo | No |
| Compliance | Yes |
| Latest Quartus Version Supported | 25.1.1 |
| Development Language | Encrypted Verilog, Encrypted VHDL, Verilog, VHDL |
Encrypted RTL or source code
Optional netlist
Sample synthesis scripts
Instantiation file
Comprehensive simulation test bench, scripts & guide
Detailed datasheet and integration guide
Ordering Information
XIP41X3C
from Direct
Market Segment and Sub-Segments
Access
View Sub-SegmentsAerospace
View Sub-Segments
ASIC Proto
View Sub-SegmentsBroadcast
View Sub-Segments
Consumer
View Sub-Segments
Data Center Cloud (Public, Private, Hybrid)
View Sub-SegmentsDefense
View Sub-SegmentsGovernment
View Sub-Segments
Medical
View Sub-SegmentsMedical
Imaging
Lab/Life Sciences
Non-Imaging Patient Devices
Other Medical
Ultrasound
Video
Image
Test
View Sub-SegmentsTransportation
View Sub-SegmentsTransportation
Automotive (Passenger Vehicles)
Charging Infrastructure
Non-Automotive Transportation
Transportation Infrastructure (non-charging)
Wireless
View Sub-SegmentsWireless
5G/ 6G Radio
AI-RAN
Baseband
DAS/repeater/RIS
NTN/Fixed Wireless
RDU
xhaul Hub