XIP1213E, Extreme-speed MACSEC AES-GCM IP Core targeting 100G-800G linerates

Overview Key Features Offering Brief What's Included Ordering Information Markets

Xiphera Ltd.

Select

MACsec is a point-to-point protocol located on layer two (Data Link) of the OSI model. Xiphera’s extreme speed MACsec solution safeguards the confidentiality and integrity of data transmitted over point-to-point communication links up to 800G, assured by the Advanced Encryption Standard (AES) in Galois Counter Mode (GCM) with runtime configurable key lengths.

View Partner Website

Partner Product Page

Contact Now

Contact Xiphera Ltd.

LeadSource

ASAP Account ID

Record Type Name

Key Features

Moderate resource requirements: The entire XIP1213E requires 218238 Adaptive Lookup Modules (ALMs) (Intel® Agilex® F), and does not require any multipliers or DSPBlocks in a typical FPGA implementation.
Constant Latency: The execution time of XIP1213E is independent of the key value, and consequently provides protection against timing-based side-channel attacks.
Databus width: Streaming databus width can be either 256-bit or 512-bit allowing resource usage optimization depending about needed linerate.
Performance: XIP1213E achieves a throughput in the tens of Gbps range4, for example 132.75+ Gbps in AMD® Virtex® UltraScale+.
Standard Compliance: XIP1213E is compliant with the MACsec protocol as standardized in IEEE Std 802.1AE-2018 [2]. The cipher suite (GCM-AES-256 or GCM-AES-XPN-256) is fully compliant with the Advanced Encryption Algorithm (AES) standard [1], as well as with the Galois Counter Mode (GCM) standard [3].
Test Vector Compliance: XIP1213E passes the relevant test vectors specified in Annex C of IEEE Std 802.1AE-2018 [2].

Offering Brief

Device Family	Arria® 10 SX SoC FPGA, Agilex® 5 FPGAs and SoC FPGAs E-Series, Arria® V GZ FPGA, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Arria® V SX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 SX SoC FPGA, Agilex® 7 FPGAs and SoC FPGAs M-Series, Arria® 10 GT FPGA, Arria® V ST SoC FPGA, Arria® 10 GX FPGA, Stratix® 10 TX FPGA, Stratix® IV E FPGA, Stratix® IV GX FPGA, Arria® V GX FPGA, Agilex® 3 FPGAs and SoC FPGAs C-Series, Stratix® V GS FPGA, Stratix® V GX FPGA, Agilex® 5 FPGAs and SoC FPGAs D-Series, Stratix® 10 GX FPGA, Arria® V GT FPGA, Agilex® 7 FPGAs and SoC FPGAs F-Series, Stratix® 10 AX SoC FPGA, Stratix® III FPGA
Offering Status	Production
Integrated Testbench	Yes
Evaluation License	Yes
Design Examples Available	Yes
Demo	No
Compliance	Yes
Latest Quartus Version Supported	25.1.1
Development Language	Encrypted Verilog, Verilog