Logic Fruit Global Technologies Inc

Logic Fruit delivers comprehensive, end-to-end design verification services for IPs, FPGAs, ASICs, and SoCs—ensuring your designs work flawlessly the first time. Our expertise spans UVM testbenches, constrained-random and scenario-driven testing, advanced coverage analysis, and protocol/IP validation across high-speed standards such as PCIe, CXL, JESD204, ARINC 818, Ethernet, USB, and DisplayPort. We provide robust, reliable, and standards-compliant solutions that reduce risk, cut costs, and accelerate time-to-market.

View Detail

The PCIe Gen 6 Controller IP supports the full PCI Express 6.x specification, offering scalable, high-speed communication for enterprise-grade solutions. FIRST in the industry to deliver PCIe IPs across multiple generations. It is: - Optimized for existing and emerging FPGA uses cases for hardening onto ASIC / SoC. - Best for large memory, compute-intensive and high data rate applications.

View Detail

Logic Fruit's PCIe GEN6 PHY IP achieves data rates up to 64GT/s per lane with PAM4 signaling thereby delivering reliable performance for high-speed data transfer. It supports advanced applications, including AI/ML, High-Performance Computing, and next-generation storage solutions.

View Detail

The CXL 3 Controller IP is forward compatible with CXL 3.x and backward compatible with previous versions, offering flexible configurations needed for advanced systems. It supports multiple channels and configurable CXL degraded modes, ensuring seamless integration with CXL devices and enabling high-performance data transfer. Ideal for versatile system designs, it accommodates all three CXL device types to facilitate efficient connectivity and scalable architecture.

View Detail

Logic Fruit's SATA 3 Controller IP enables fast and efficient connectivity for storage devices, supporting high-speed data transfer. It works seamlessly with both newer and older SATA interfaces.

View Detail

Logic Fruit's ARINC 429 IP Core is a multichannel module with support for virtually any number of transmitters and Receivers. Both low speed (12.5 Kbps) and high speed (100 Kbps) data rates are supported for data transmission, along with other configurable data rates from 12.5 Kbps to 1 Mbps.

View Detail

Logic Fruit's Display Port Transmitter & Receiver IP Cores support multiple line rates up to 8.1 Gbps. The IP cores have been developed as per Display Port specifications DP2.0/eDP1.5.

View Detail

The main goal of this JEDEC Standard, JESD204D is to increase the lane rates to support even higher bandwidth applications needs and to add extra features.

View Detail

Logic Fruit’s 100G UDP IP Stack – Optimized for high-speed 100G data transfer with minimal CPU dependency. Fully supports ARP and ICMP for reliable network connectivity and easy integration into SoC designs

View Detail

ARINC 818 (ADVB) is a high data rate video bus based on the ANSI Fiber Channel Audio-Video (FC-AV) protocol standards. Emphasizing cost reduction as well as speeding up the link initialization. ARINC 818 is a unidirectional interface that was developed for avionics systems, such as connecting mission processors to cockpit displays like HUDS, MFDs, PFDs, or HMDs. Used widely in Boeing 787 and the KC46A tanker, Airbus A350 and A400M, the COMAC C-919, the C-17, F15, F18 and various military aircrafts.

View Detail

Logic Fruit's JESD204B RTL IP supports increased lane rates up to 12.5Gbps for higher bandwidth applications. It can be configured to transmit or receive using a 8B10B link layer to achieve deterministic latency, SerDes synchronization, clock recovery and DC balance.

View Detail

Logic Fruit's JESD204C RTL IP supports increased lane rates upto 32Gbps for higher bandwidth applications. This IP can be configured to transmit or receive using either a 64B66B or 8B10B link layer with improved efficiency of payload delivery, and also provides for an improved robustness of the link with a backward-compatible option to JESD204B.

View Detail