A Fast Fourier Transform implementation offering exceptional speed and resource efficiency, with features that other implementations don't provide.
Bit by Bit Signal Processing LLC
Key Features
- Parallel Processing
- High FMax
- Low resources
- Non-power-of-2 FFT support
- Real-to-complex FFT support
- C++ and Matlab models
- Verilog code without encryption, usable in customer tools
Offering Brief
Offering Brief
| Device Family | Agilex® 3 FPGAs and SoC FPGAs C-Series, Agilex® 5 FPGAs and SoC FPGAs D-Series, Agilex® 5 FPGAs and SoC FPGAs E-Series, Agilex® 7 FPGAs and SoC FPGAs F-Series, Agilex® 7 FPGAs and SoC FPGAs I-Series, Agilex® 7 FPGAs and SoC FPGAs M-Series, Agilex® 9 FPGAs and SoC FPGAs Direct RF-Series, Arria® 10 GT FPGA, Arria® 10 GX FPGA, Arria® 10 SX SoC FPGA, Stratix® 10 AX SoC FPGA, Stratix® 10 DX FPGA, Stratix® 10 GX FPGA, Stratix® 10 SX SoC FPGA, Stratix® 10 TX FPGA |
|---|---|
| Offering Status | Production |
| Integrated Testbench | Yes |
| Evaluation License | Yes |
| Design Examples Available | Yes |
| Demo | No |
| Compliance | No |
| Latest Quartus Version Supported | 24.3.0 |
| Development Language | Verilog |
Verilog code
Examples, with sample code for using the BxBFFT
BxBFFT tests with results and scripts that can be duplicated at a customer site
Netlist tests, to check that there are no synthesis errors
Documentation of BxBFFT usage and features
Support
Ordering Information
BxBFFT
from Direct
Documentation & Resources
Market Segment and Sub-Segments
Aerospace
View Sub-Segments.svg?h=0&itok=ZOeb-0LL)
Defense
View Sub-Segments
Industrial
View Sub-Segments
Medical
View Sub-SegmentsImage
